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Abstract—This paper presents a merged-two-stage circuit
topology suitable for either wide-range dc input voltage or ac line
voltage at low-to-moderate power levels (e.g., up to 30 W). This
two-stage topology is based on a soft-charged switched-capacitor
pre-regulator/transformation stage and a high-frequency mag-
netic regulator stage. Soft charging of the switched capacitor
circuit, zero voltage switching of the high-frequency regulator
circuit, and time-based indirect current control are used to
maintain high efﬁciency, high power density, and high power
factor. The proposed architecture is applied to an LED driver
circuit, and two implementations are demonstrated: a wide
input voltage range dc-dc converter and a line interfaced ac-
dc converter. The dc-dc converter shows 88-96% efﬁciency at
30 W power across 25-200 V input voltage range, and the ac-
dc converter achieves 88% efﬁciency with 0.93 power factor at
8.4 W average power. Contributions of this work include: 1)
demonstration the value of a merged two-stage architecture to
provide substantial design beneﬁts in high input voltage, low-
power step down conversion applications, including both wide-
range-input dc-dc and line-input ac-dc systems; 2) introduction of
a multi-mode soft-charged SC stage for the merged architecture
that enables compression of an 8:1 input voltage range into
a 2:1 intermediate range, along with its implementation, loss
considerations and driving methods; and 3) merging of this
topology with an resonant transition discontinuous-mode inverted
buck stage and pseudo-current control to enable step-down
power conversion (e.g., for LED lighting) operating at greatly
increased frequencies and reduced magnetics size than with more
conventional approaches.
Index Terms—dc-dc, ac-dc, high-frequency, switched capacitor,
buck, soft-charging
I. INTRODUCTION
The performance and size of power converters are impor-
tant for many applications. Achieving small size and high
performance is particularly challenging in high-voltage and
low-power applications (e.g., voltages up to a few hundred
volts and powers up to several tens of watts). In this paper,
we explore improved design in this voltage and power range,
with a focus on LED driver circuits as an important application
in this space. Light emitting diode devices promise unprece-
dented reductions in energy consumption in comparison to
incandescent and ﬂuorescent lights, but come with an as-yet
unmet demand for high power density, high efﬁciency, and
high-power-factor LED driver circuitry [1]. An examination of
commercial LED drivers illustrates this: considering a group of
commercial line-interfaced (120 Vac) LED drivers in the 3–12
S. Lim, D. M. Otten, and D. J. Perreault are with the Laboratory for Elec-
tromagnetic and Electronic Systems, Massachusetts Institute of Technology,
Cambridge, MA 02139 USA (e-mail: sblim@mit.edu).
J. Ranson is with FINsix Corporation, Boston, MA 02210 USA
TABLE I
MEASURED SPECIFICATIONS OF COMMERCIAL LINE-INTERFACED LED
DRIVER CIRCUITS
Polar-ray PAR20 Polar-ray E26 Philips 12E26A60
Output Power 3.5 W 4 W 10.35 W
Switching 92.08 kHz 57 kHz 103.6 kHzFrequency
Efﬁciency 68 % 64 % 83 %
Power Factor 0.93 0.73 0.78
W output power range, we have found efﬁciencies in the range
of 64–83% and power factors of 0.73–0.93, with no systems
achieving both high efﬁciency and high power factor as shown
in Table I. The switching frequencies of these drivers were in
the range of 57–104 kHz, with all having correspondingly low
power densities below 5 W/in3. Recently published academic
designs are harder to fully evaluate and compare because of
large variation on LED output conﬁgurations (e.g., separation
to multiple LED loads or diverse LED voltage speciﬁcations),
but appear to provide generally similar performance with
moderate improvements in individual aspects [2]–[5]. Overall,
the volume of the converters was uniformly dominated by
magnetic components, and in each case the driver circuit
represented a major contribution to the LED system size.
These examinations indicate that power electronics continues
to be a signiﬁcant limitation in solid-state lighting and that
there is a need for major improvements in miniaturization and
performance in this voltage and power range.
Miniaturization of power electronics requires reductions in
magnetic components, which can be realized through increases
in the switching frequency [6]. Recent work has shown the
potential of high-frequency (or very-high-frequency) operation
in systems operating at tens of watts and tens of volts (e.g.,
[6]–[10]), and there has been preliminary work at hundreds
of watts and volts (e.g., [11]). Other switched-capacitor (SC)
based design efforts has shown the advantages of merged
operation of a switched capacitor (SC) transformation circuit
and a high-frequency inductor based regulation circuit (e.g.,
[12]–[15]), but has only been studied for low-voltage and low
power levels (i.e., under 2 watts and ten volts). Thus, achieving
the necessary frequency increases at high voltages and modest
powers (e.g., at up to hundreds of volts and tens of watts)
and realizing the desired miniaturization and performance still
remains a major challenge.
This paper introduces a merged two-stage architecture,
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Fig. 1. A merged two-stage conversion architecture includes a switched capacitor ﬁrst stage that provides voltage pre-regulation and transformation, and
a high-frequency magnetic stage that provides ﬁne regulation of the output. Converters having this architecture may be realized for operation either from
wide-range (e.g., 25–200 V) dc voltage or from a rectiﬁed 120 Vrms ac voltage.
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Fig. 2. The voltage transformation characteristic of the switched capacitor
(ﬁrst) stage in a dc-dc converter. The SC circuit is operated in different
conversion modes depending upon the input voltage, such that the ﬁrst stage
output voltage varies over a much narrower range than the input voltage.
associated circuit design using GaN transistors, and controls to
address these challenges, for both wide-range dc voltage and
ac-line voltage. Section II of the paper presents the overall
system requirements we target along with an overview of the
design considerations for LED driver circuits. Section III of
the paper presents the proposed architecture, circuit topology,
and controls to address the system considerations. Section
IV of the paper presents experimental results demonstrating
the proposed approach, including implementations for both
wide-range dc voltage and ac line voltage. Finally, Section
V concludes the paper.
II. SYSTEM REQUIREMENTS AND DESIGN
CONSIDERATIONS
The system architecture we adopt targets LED driver circuits
operating either from a wide-range dc voltage or from grid-
scale ac voltages at low-to-moderate power levels. We intro-
duce circuit implementations and control circuitries suitable
for power levels of up to a few tens of watts, wide-range input
voltages of up to 200 V (e.g., compatible with 120 Vrms ac
operation), and LED string voltages in the range of 30-40 V.
Furthermore, for ac-line applications we seek designs having
high power factor (e.g., Power factor > 0.9), while for dc-input
applications we seek efﬁcient operation across a wide input
voltage range (e.g., 25-200 V input voltage). Lastly, we target
substantial miniaturization of the driver conversion circuit
through a combination of system architecture, circuit topology,
and adoption of greatly increased switching frequencies.
We begin with an overview of the design considerations in
achieving miniaturization of a converter in this application,
which operates at high voltages, low powers, and across a
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Fig. 3. The voltage transformation characteristic of the switched capacitor
(ﬁrst) stage in an ac-dc converter. The SC circuit is operated with 2:1
conversion ratio only when the input voltage goes above 100 V and is turned
off for lower input voltages.
wide range of input voltage. To attain greater miniaturization,
increases in switching frequency are necessary because the val-
ues of inductors and capacitors vary inversely with switching
frequency. However, the sizes of passive components do not
necessarily decrease monotonically with frequency, owing to
magnetic-core loss, voltage breakdown, and heat transfer limits
[6], [16]–[20]. Consequently, achieving substantial miniatur-
ization through high frequency operation further relies upon
appropriate passives design and careful selection of circuit
topology to minimize the demands placed upon the passive
components, especially the magnetic components.
A further consideration is that while passive component
size may be made smaller with increased frequency, size
reduces relatively slowly with frequency in practice. More-
over, some parasitic elements, such as semiconductor device
parasitic capacitances and inductances, do not scale down
at all with increased operating frequency. Consequently, the
effects of parasitics become increasingly important as oper-
ating frequency increases. To achieve miniaturization through
extreme high-frequency operation, an effective circuit topology
should inherently absorb important parasitic components in its
operation.
A third consideration speciﬁcally relates to operating char-
acteristics at high voltages and low power levels. Converters
operating at high voltages and low currents operate at high
characteristic impedance levels, and consequently utilize rela-
tively large inductors and small capacitors (e.g., characteristic
impedance Z0 =
√
L/C scales as V/I [6]). Furthermore, the
values of inductors and capacitors scale down with increasing
resonant frequency (e.g., ω0 = 2πf = 1/
√
LC). Thus, for
a given topology operating at high voltage and low current,
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3increasing switching frequency beyond a certain point may
lead to capacitance values that are too small to be practically
achievable (e.g., given parasitic capacitance levels) placing a
practical bound on frequency and miniaturization. For minia-
turization of converters at high voltage and low power, it is
preferable to select system architectures and circuit topologies
that require relatively low characteristic impedance values (i.e.,
yielding smaller inductances and larger capacitances) to reduce
constraints on scaling up in frequency.
Lastly, operating range and control scheme are important
architectural considerations. We consider designs operating
either from a wide range dc voltage or from an ac line voltage,
such that the system sees a wide range of input voltages. Zero-
voltage switching (ZVS) techniques are necessary to reduce
capacitive discharge loss and to achieve high-frequency opera-
tion at high voltages. However, soft-switching is often difﬁcult
to maintain across a wide input voltage range. It is thus
an important challenge to develop designs that maintain the
desired soft-switched operation across wide voltage conversion
ranges.
III. SYSTEM ARCHITECTURE AND CIRCUIT TOPOLOGY
A. System Architecture
To address the above considerations, a merged-two-stage
architecture is proposed, as shown in Fig. 1. The ﬁrst stage is
a variable-topology switched-capacitor (SC) circuit operating
at moderate switching frequencies (e.g., tens to hundreds of
kHz). The SC circuit can achieve high power density and efﬁ-
ciency at these frequencies because it employs only switches
and capacitors and incorporates soft-charging operation [12],
[13], [21]. However, the SC converter alone cannot efﬁciently
provide the ﬁne voltage regulation capability needed in this
application [22]. Instead, this stage serves both to reduce
the voltage range over which the second stage needs to
operate, and to reduce the maximum voltage level (and hence
impedance level) for which the second stage must be designed,
in keeping with the design considerations described in the
previous section.
The second stage is a magnetic-based stage that provides
both additional voltage transformation and ﬁne voltage regula-
tion, and is operated at high frequency (e.g., HF, 3-30 MHz) in
order to minimize magnetic component size. High-frequency
operation is more readily achieved with high efﬁciency in the
second stage because it operates at lower voltages and smaller
voltage range with voltage transformation of the SC ﬁrst stage.
Furthermore, as described below, the topology of the second
stage is selected such that it requires relatively small inductor
values and inherently absorbs device parasitic capacitance (i.e.,
the drain-source capacitance of a switch transistor and the
diode capacitance) as part of circuit operation, addressing
some of the design considerations described in the previous
section.
This architecture enables partitioning of the device re-
quirements into “slow switching and high-voltage ﬁrst stage”
and “fast switching and low-voltage second stage” device
categories. Moreover, as detailed below the two stages are
designed to operate together (merged) in a manner that enables
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Fig. 4. The switched capacitor pre-regulator / transformation stage is
comprised of two energy transfer capacitors and eight switches, and provides
nearly continuous input and output currents. The ﬁxed frequency 50% duty
ratio gate signal is generated in the microcontroller, and the proper conversion
mode is selected depending on the input voltage level.
TABLE II
ON-STATE SWITCHES OF THE SWITCHED CAPACITOR STAGE AT EACH
STATE AND CONVERSION MODE
mode state A state B
1:2 M1, M3, M6, M8 M2, M4, M5, M7
1:1 M1, M3, M5, M8 M2, M4, M6, M7
2:1 M1, M4, M5, M8 M2, M3, M6, M7
higher efﬁciency and higher power density than could be
achieved in a conventional architecture having separate stages
[12], [13], [21], [22]. We describe each of these stages in more
detail below.
B. First Stage – Switched Capacitor Circuit
1) SC Power Stage:
The ﬁrst stage is a variable-topology SC circuit that re-
quires only two energy transfer capacitors and provides nearly
continuous input and output currents. To create a suitable
intermediate voltage over which the second (regulation) stage
can run, the SC transformation stage is operated in different
conversion modes, depending upon input voltage. It can op-
erate in three different conversion modes (i.e., 1:2, 1:1, and
2:1 conversion modes). For a wide-input-range dc-dc converter
system operating from 25–200 V, all three of these conversion
modes are utilized. For an ac-dc converter system operating
from ac line voltage, sufﬁciently high power factor can be
achieved through operation only over a limited voltage range
in 2:1 mode, as will be detailed in Section III-E. The relations
between input and intermediate voltage at the output of the SC
ﬁrst stage are shown in Fig. 2 and Fig. 3 for wide-range dc-dc
conversion and ac-dc conversion respectively. Fig. 4 illustrates
the power stage of the SC pre-regulator / transformation
circuit, which is comprised of two energy transfer capacitors
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4TABLE III
CONFIGURATION OF THE SWITCHED CAPACITOR CIRCUIT FOR EACH
STATE AND CONVERSION MODE
mode state A state B
1:2
C1
C2
+
−
Vin iint
iint C1
C2+
−
Vin iint
iint
1:1 C1 C2+−Vin iint
2:1
C1
C2
+
−
Vin iint
iint / 2
iint / 2
C1
C2+
−
Vin iint
iint / 2
iint / 2
and eight switches. The switches turn on and off with 50%
duty ratio with dead time. Table II shows the on-state switches
in each state and conversion mode, and Table III presents
the circuit conﬁguration with this switch operation, where the
current source iint models the time-averaged currents drawn
by the high-frequency regulation stage.
Additionally, our system is designed to “merge” operation
of the two stages. A beneﬁt of such a “merged two-stage”
architecture [12], [13] is that the second high-frequency stage
can “soft charge/discharge” the energy transfer capacitors in
the SC stage, reducing loss and / or required capacitor size in
the SC stage. In 1:2 step up conversion mode, the capacitors
are soft discharged via the high-frequency second stage, and
they are hard charged via the ﬁxed input voltage source; thus in
1:2 conversion mode the SC circuit has a partial soft-charging
characteristic. In 2:1 step down conversion mode, a portion
(nominally half) of the second stage current (iint) charges
one capacitor and the remainder of the current discharges
the other capacitor. The two capacitors charge and discharge
such that the total voltage across them remains at the input
voltage; thus in 2:1 conversion mode the SC circuit entirely
operates with a soft-charging characteristic. Because the HF
stage charges and discharges the SC stage as a current source
(as opposed to high-current impulsive charging), the SC circuit
can operate at low switching frequency (and have attendant
low switching loss) while attaining low conduction losses. This
combines the advantages of the slow and fast switching limits
of conventional switched-capacitor converter operation [12],
[13], [21], [22]. That is, in the soft-charging mode loss is not
limited intrinsically by the capacitance value and change in
operating frequency (as in hard charging in a conventional
SC circuit), but rather by the I2R loss associated with the
charging current I passing through the total path resistance R
(comprising switch resistances and ESR of the capacitors). The
SC circuit thus can provide high efﬁciency and power density
even at relatively low operating frequencies and/or with small
energy transfer capacitors. The advantage of soft charging and
the detailed loss estimation is calculated in the appendix.
The SC circuit serves multiple functions. First, by changing
among different conversion modes, it can take a wide-range
input voltage (25–200 V) and provide a narrow-range inter-
mediate voltage (50–100 V), which is an allowable operating
voltage range of the HF regulation stage. That is, an 8:1 input
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Fig. 5. The switched capacitor circuit comprises transistors, energy transfer
capacitors, and bootstrap diodes and capacitors. The switches M3 −M6 are
realized with back-to-back connections of two transistors to block bidirectional
voltage. For the control circuitry, the logic power supply Vlog (= 5.5V) is
applied to a set of bootstrap diodes and capacitors to generate appropriate
ﬂoating supplies for driving the transistors. It should be noted that this
bootstrap conﬁguration applies for all conversion modes.
voltage range is reduced to a 2:1 intermediate voltage range.
Second, it reduces the peak input voltage for which the HF
second stage must operate, lowering device voltage stress.
Moreover, the ﬁrst stage SC circuit improves the impedance
levels of the HF stage (i.e., increasing allowable capacitance
levels and reducing the required inductance values of the
second stage). Lastly, the SC circuit provides a tremendous
degree of ﬂexibility to the system. Similar versions of the
design can operate either from a very wide 8:1 dc input voltage
range (25–200 V) or from a 120 Vrms ac-line voltage.
2) SC Stage Control and Driver Circuit:
The SC transformation stage is controlled by the micro-
controller, independent of the HF regulation stage operation.
The switches of SC stage are controlled to turn on and off by
the microcontroller at a ﬁxed frequency with 50% duty ratio.
To select the frequency of the SC circuit, two speciﬁcations
should be considered: the dissipation of SC stage and the
intermediate voltage ripple over which the HF stage can
operate well. Because of the soft-charging characteristic of
the SC stage in our system architecture, the main dissipation
at the SC circuit comes from hard-switching of the switches.
This loss of the SC stage is thus proportional to the frequency
of the SC circuit. The other consideration is the intermediate
voltage ripple that the HF regulation stage can tolerate. For
a given energy transfer capacitor value in the SC circuit (i.e.,
C1, C2 of Fig. 4), the intermediate voltage ripple increases
as the frequency is reduced. Therefore, the frequency should
be properly chosen as a compromise between dissipation of
the SC stage and intermediate voltage ripple. Our current
HF regulation stage topology can tolerate substantial voltage
ripple in the intermediate voltage; thus, the SC circuit can be
operated at frequencies as low as 20-30 kHz with acceptable
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Fig. 6. Schematic of the second magnetic-based regulation stage. This
converter stage is designed to operate at high frequency.
capacitor size. An example loss calculation is illustrated with
mathematical expressions in the appendix.
The switched capacitor circuit is realized with power transis-
tors (M1−M8), bootstrap diodes (Db3−Db8), energy transfer
capacitors (C1−C2), and bootstrap capacitors (Cb1−Cb8) as
shown in Fig. 5. It can be seen that the switches M3, M4, M5,
and M6 are implemented with a back-to-back connection of
two transistors to block bidirectional voltage. For the control
circuitry, the logic power supply Vlog (= 5.5V) powers the
switch drivers through a bootstrap driver circuit. Each driver
circuit for every switch in the SC circuit was conﬁgured with a
digital isolator IC, low-side gate driver, and bypass / bootstrap
capacitors. The selected digital isolator IC (Adum5240) in our
design can be used to generate the ﬂoating power supplies
(using an internal dc-dc converter) as well as the logic drive
signals. However, the dissipation of this converter is unduly
high in this application. Thus, to increase the efﬁciency of the
SC control circuit, a separate bootstrap power supply circuit is
implemented as illustrated in Fig. 5. The internal power supply
in the digital isolator is used to charge the bootstrap capacitors
at start-up; after this, the lossy internal power supply capability
is disabled and power is provided by the bootstrap circuit.
During normal operation the digital isolator IC only operates
to shift control signal levels to the ﬂying switch control port.
It should be noted that even in 1:1 conversion mode the
bootstrap technique can be achieved by alternatively selecting
either the M3&M5 current path or the M4&M6 current path
with 50% duty cycle instead of keeping all switches M3, M4,
M5, and M6 on continuously. In the bootstrap 1:1 conversion
mode, one turns on and off switches in the M3&M5 and
M4&M6 paths along with switches M1, M2, M7, and M8
to provide the paths to charge the bootstrap capacitors. The
bootstrap conﬁguration shown in Fig. 5 is applicable to all
three conversion modes when the switches are controlled as
shown in Table II.
C. Second Stage – HF Regulation Circuit
1) HF Regulation Power Stage:
The second stage of our converter, shown in Fig. 6, is a res-
onant transition discontinuous-mode inverted buck converter
operating at frequencies in the vicinity of 5–10 MHz, with
ZVS soft-switching over part of its input voltage range, and
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Fig. 8. Schematic of the HF regulation control circuit. This control circuit
is designed to regulate the average inductor current by changing the switch
on-time, and to operate the HF stage at zero-voltage or near zero-voltage
switching conditions. Comparator U1 triggers the switch turn-off event, and
comparator U2 triggers the switch turn-on event.
near-ZVS soft-switching over the rest of the range. Over the
portion of its operating range for which it is soft switched, the
converter waveforms are similar to those of the “Quasi-Square-
Wave” ZVS buck converter [23], though the control techniques
are different. The buck converter is “inverted” in the sense
that it is designed with “common positives” so that the active
switch is referenced to a constant ground potential and the load
has its positive terminal referenced to the positive terminal
of the HF stage input voltage. The active switch having its
control port referenced to a ﬁxed potential greatly simpliﬁes
level shifting of drive signals and mitigates capacitive current
injection at the switch gate that would otherwise occur owing
to large, fast voltage transitions during switching. Referencing
the switch in this way is of great practical importance in
achieving extreme high-frequency operation [6], and becomes
increasingly important at higher switching voltages where
level shifting and capacitive injection affecting switching are
major concerns.
The buck converter operation cycles through four phases in
a HF switching cycle, as illustrated in Fig. 7. During Phase 1,
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6the switch is on, and the inductor current iL ramps up linearly.
In Phase 2, the switch turns off, and the switch drain to source
voltage vds rings up to the intermediate voltage (i.e., Vint, HF
regulation stage input voltage). In Phase 3, the diode starts to
conduct and iL ramps down to zero. In Phase 4, both diode and
switch are off, and the inductor rings with the net capacitance
at the switch drain node (Csw,d, switch output capacitance plus
diode output capacitance). Inductor current iL rings negative
and vds rings down to zero or near zero volts (down to Vint−
2Vout). At this point, the switch is turned back on and the
cycle repeats entering phase 1.
Equations (1)–(8) illustrate the inductor current (iL) and
switch drain source voltage (vds) in each phase, where Zd =√
L/Csw,d, wd = 1/
√
LCsw,d, and iL,pk = (Vint−Vout)ton/L,
and the nonlinear capacitance variation (relative to voltage
bias) is ignored. Equation (9) describes the switching period
of the proposed high-frequency buck converter. It can be seen
from equation (9) that for a given operating voltage (Vint,
Vout) and parasitic capacitance level (Csw,d), a converter with
smaller inductance operates over a shorter time period (higher
frequency).
Many converters operating from high voltages at low powers
(and currents) suffer from large-valued (and consequently
large-sized) inductors. A beneﬁt of this topology is that it
operates with high inductor current ripple, yielding a relatively
small value of inductance and small magnetic energy storage.
Moreover, as the system architecture enables a relatively low
value of Vint, the needed value of inductor L (at a particular
switching frequency) is further reduced as per equation (9).
Lastly, the soft-switched (or nearly soft-switched) nature of the
topology enables relatively high switching frequency (small
period) to be achieved at acceptable loss, further reducing the
required inductance value. Thus, both the architecture selected
and the second-stage topology help minimize the size of the
required magnetics.
2) HF Regulation Stage Control and Driver Circuit:
The speciﬁc characteristic of the LED load is that the LED
load voltage is nonlinear with respect to the load current and is
almost determined by the pre-deﬁned LED string forward drop
voltage. Therefore, to control output power level, the current
conducting in the LED string load should be adjusted; the fast
closed-loop estimated-current control circuit introduced here
modulates switch on-time of the HF second stage to adjust the
current level. The ability of the controller to provide closed-
loop control at the high operating frequency of the system is
central to the effectiveness of the proposed approach.
The HF stage control circuit is designed to operate at high
frequencies (to beyond 10 MHz) using fast comparators, RC
integrators, and logic circuits as illustrated in Fig. 8. The
control circuit drives the gate-source voltage vgs of the switch
(turning it on and off) as determined by the drain-source
voltage vds, zero-voltage-switching threshold voltage Vzvs,
cathode node voltage of the LED load (e.g., Vint−Vout), and
peak-current threshold voltage Viref ; each voltage signal in
Fig. 8 is directly connected to one of the HF power conversion
stage and microcontroller.
This HF control circuit regulates switching based on two
thresholds using a pair of comparators: peak-current threshold
voltage (Viref ) turn-off with comparator U1 and ZVS threshold
voltage (Vzvs) turn-on with comparator U2. First, comparator
U1 determines the on-time duration of the switch and turns
off the switch by comparing Viref and the (approximate)
integral of voltage Vint − Vout. When the transistor begins its
phase 1 on-state duration, vds is low, comparator U2 output
is low, and transistor U3 is off such that the voltage on
Cc1 approximately integrates voltage Vint − Vout. After the
capacitor Cc1 is charged for a short duration Δt, VU1,+ =
(Vint − Vout)Δt/(Cc1Rc1). The output of U1 goes high and
turns off the switch (vgs low) when VU1,+ becomes larger than
Viref (i.e., ton = VirefCc1Rc1/(Vint − Vout)). Because the
proposed high-frequency regulation stage is always operating
at the edge of discontinuous conduction mode, as shown in
equation (1) the inductor current iL during the switch is on-
state (phase 1) is as follows:
iL =
Vint − Vout
L
Δt (10)
iL,pk =
Vint − Vout
L
ton =
VirefCc1Rc1
L
(11)
Thus, the voltage Viref directly modulates the switch turn-on
time to regulate peak current of the inductor, regardless of
iL(t) =
⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
Vint − Vout
L
t 0 ≤ t ≤ ton, phase1 (1)
iL|t=toncos(wd(t− ton)) +
Vint − Vout
Zd
sin(wd(t− ton)) ≈ iL|t=toncos(wd(t− ton)) ton ≤ t ≤ t2, phase2 (2)
iL|t=t2 −
Vout
L
(t− t2) t2 ≤ t ≤ t3, phase3 (3)
−Vout
Zd
sin(wd(t− t3)) t3 ≤ t ≤ T, phase4 (4)
vds(t) =
⎧⎪⎪⎨
⎪⎪⎩
0 0 ≤ t ≤ ton, phase1 (5)
ZdiL|t=tonsin(wd(t− ton)) + (Vint − Vout)(1− cos(wd(t− ton))) ≈ ZdiL|t=tonsin(wd(t− ton)) ton ≤ t ≤ t2, phase2 (6)
Vint t2 ≤ t ≤ t3, phase3 (7)
Vint − Vout + Voutcos(wd(t− t3)) t3 ≤ t ≤ T, phase4 (8)
T =
LiL,pk
Vint − Vout
+
Csw,dVint
iL,pk
+
LiL,pk
Vout
+
π
wd
≈ LiL,pk
Vint − Vout
+
LiL,pk
Vout
+
√
LCsw,dπ (9)
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StageVac Cout
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Fig. 9. The ac-input conﬁguration of the proposed architecture includes a ﬁlter
and full-bridge rectiﬁer. Twice-line-frequency energy buffering is realized with
a capacitance Cout placed across the system output.
the high-frequency regulation stage input voltage (Vint) and
output voltage (Vout).
The turn on of the switch (ending phase 4 and starting phase
1) is determined by comparator U2. After the switch turns off
at the end of phase 1, the resistor-divided vds voltage goes
above Vzvs, and transistor U3 turns on. This discharges the
voltage on Cc1, resetting the past-integrated Cc1 voltage for
controlling on-time duration in the next cycle and making the
output of U1 low. When the inductor current decreases down
to zero at the end of phase 3 and the HF-stage diode turns
off, phase 4 begins and the inductor starts to ring with the
net capacitance at the switch drain node (That is, the switch
drain-source voltage starts to ring down). When switch drain-
source voltage vds rings down sufﬁciently, the resistor-divided
vds voltage goes below Vzvs, and the output of U2 goes low.
The control circuit then turns on the switch again, and the
cycle repeats. Vzvs is set such that – including logic delays –
the switch is turned on at the correct point in the drain-voltage
ringdown.
D. DC conﬁguration
In a dc-dc conﬁguration, the converter operates at wide input
voltage range (i.e., 25–200 V). The switched capacitor stage
changes the conversion mode as the input voltage varies and
reduces the intermediate voltage range as shown in Fig. 2. The
high frequency regulation stage then efﬁciently converts from
the reduced-range intermediate voltage to the load voltage at
a particular power level.
E. AC conﬁguration
In an ac-dc conﬁguration, the converter includes line fre-
quency ﬁlter and full-bridge rectiﬁer as shown in Fig. 9.
The twice-line-frequency energy buffering for single-phase ac
to dc conversion is realized with capacitance placed across
the system output voltage. In an ac-dc converter high power
factor is desired in addition to high efﬁciency and high power
density. In commercial LED driver applications a power factor
of at least 0.9 is desired, while in residential applications
a power factor of 0.7 is acceptable. To attain high power
factor, the input current waveform from the ac-line voltage
should be proportional to the sinusoidal voltage waveform.
In cases where the voltage waveform is sinusoidal and the
current waveform is “clipped” to zero for low voltages (e.g.,
where the converter ceases to draw input current near ac-line
zero voltage crossings), the current waveform providing the
highest power factor is a “clipped” sine wave in phase with
the voltage, as illustrated in Fig. 10. For a “cut in” voltage of
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Fig. 10. Waveform of the sinusoidal ac voltage and a “clipped sine wave” ac
current. The clipped-sinewave current pattern operating over a 108 degree
range for each 180 degree half-cycle yields a power factor of 0.95 (this
corresponds to a 100 V “cut in” voltage for a 170 V peak sinusoidal voltage).
Operating over a 120 degree range per half-cycle yields a power factor of
0.97.
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Fig. 11. The voltage transformation characteristic of the switched-capacitor
(ﬁrst) stage over the line cycle in an ac-dc converter. Note that both the
SC stage and HF stage are turned off below 100 V input voltage, and the
intermediate voltage (Vint) remains at 50 V during this off duration.
100 V (for a 170 V peak sinusoid), a power factor of > 0.95
is realized with a clipped sinusoid current waveform.
The proposed ac-dc converter is designed to approximately
draw the current pattern of Fig. 10, with a “cut in” voltage
of 100 V. Both the SC ﬁrst stage and HF second stage are
turned off below 100 V voltage range, and the load is buffered
by output capacitor during this off period. It should be noted
that, as shown in Fig. 11, the SC stage operates in the 2:1
conversion mode when the ac input voltage is above 100V and
is in the off-state during the rest of the cycle. The intermediate
voltage (i.e., the voltage which HF regulation stage operates)
remains at 50 V during this off duration because both stages
are turned off. The HF regulation stage thus operates with an
intermediate voltage between 50 V and 85 V in this ac-dc
case.
When the rectiﬁed ac voltage is above 100 V, the merged
two-stage circuit is controlled to yield an input current that
approximates a clipped-sinusoidal waveform. The ﬁltered in-
put current is proportional to inductor peak current iL,pk of
the HF regulation stage, which can be directly changed by
peak-current threshold voltage (Viref ) of the HF control circuit
as described above. At low voltages, the converter is turned
off by setting Viref to 0, and when the rectiﬁed ac voltage
goes above 100V, the Viref peak-current threshold voltage
is adjusted to be proportional to the rectiﬁed ac voltage by
the microcontroller; the approximate clipped-sinusoidal input
current then ﬂows from the ac line voltage.
In the prototype converter, the ac-dc converter cuts in at
100 V (for a 170 V peak sinusoid) and ideally achieves
0.95 power factor. In LED driver applications, power factors
exceeding 0.9 are not currently demanded in the market,
so this operation mode is sufﬁcient to provide the desired
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COMPONENTS OF THE SC STAGE AND HF STAGE
SC power stage
C1, C2 energy transfer capacitor 1μF , Ceramic 100V
M1 −M8 switch EPC2012, GaN 200V 3A HEMT FET
Cb1 − Cb8 bootstrap capacitor 1μF , Ceramic 16V
Db3 −Db8 bootstrap diode DFLS1150, Diodes Inc. 150V 1A Schottky
Cint bypass capacitor 2×10nF , Ceramic 100V
SC stage control / driver circuit
isolator / isoPower ADum5240, Analog Devices
low-side gate driver FAN3111C, Fairchild
HF power stage
L inductor 2×422nH , Coilcraft, Maxi Spring Air core
D diode STPS10170C, ST 170V 10A Schottky
Shf switch EPC2012, EPC, GaN 200V 3A HEMT FET
DC Conﬁguration 10μF, Ceramic 50V
Cout output capacitor AC Conﬁguration 10μF , Ceramic 50V
820μF , Aluminum 50V
HF stage control / driver circuit
U1, U2 comparator LT1711, Linear Technology, rail-to-rail comparator
U3 inverter SN74LVC2G06, Texas Instrument, Inverter with open-drain outputs
Rc1 resistor 100kΩ
Rc2 resistor 200kΩ
Rc3 resistor 10.5kΩ
Cc1 capacitor 10pF , Ceramic 50V
low-side gate driver NC7SZ02, Fairchild, Tiny Logic Two-input NOR gate
Bridge rectiﬁer and input ﬁlter for AC conﬁguration
Bridge rectiﬁer MB6S, Vishay
Common mode choke 1mH PM3700-40-RC, Bourns
Cf1 capacitor 22 pF , Ceramic X1Y2 250Vac
Cf2 capacitor 220 pF , Ceramic X1Y2 250Vac
Rf resistor 442 Ω
Microcontroller ATMEGA64M1, Atmel
performance. However, in applications for which higher power
factor than 0.95 is required, the current conduction duration of
the converter can be increased by cutting in at a lower voltage
(e.g., 25 V for a 170 V peak sinusoid). To operate in this
wide range, the SC stage then can changes the conversion
modes among 1:2, 1:1, and 2:1 ratios (like the variable-
topology SC circuit in dc-dc converter as shown in Fig. 2)
and sets the intermediate voltage between 50 V and 100 V.
It should be noted that the same two-stage architecture can
be applied for universal ac line voltage, but the appropriate
voltage rate components and a higher step-down conversion
ratio HF regulation stage are necessary.
IV. EXPERIMENTAL RESULTS
Two implementations of the proposed converter have been
developed. One operates from a wide-range dc input voltage
(25-200 V dc), while the second operates with a front-end ﬁlter
and full-bridge diode rectiﬁer from 120 Vrms ac line voltage.
The components and parameters chosen for the dc-dc converter
and ac-dc converter implementations are listed in Table IV.
Some additional auxiliary bypass capacitors, resistors, and
protection diodes are used to connect the converter circuit to
the logic voltage and the microcontroller.
In the HF regulation stage, ZVS soft-switching condition
is necessary to achieve high efﬁciency. Fig. 12 shows a
experimental measurement of switch gate voltage vgs and
switch drain voltage vds of the HF stage in the merged two-
stage converter, operating at a 60 V dc input voltage and a 35
V and 12.15 W load. The measured waveform illustrates high-
frequency operation of the proposed HF regulation stage with
ZVS soft-switching (i.e., the HF regulation stage operates at
7.8 MHz at this input voltage and power level. The switching
frequency is changed and determined by the input voltage and
power level, and the converter operates in high-frequency (3–
30 MHz) region with ZVS (or near ZVS) condition).
Moreover, as previously discussed, soft-charging of capaci-
tors is desired to boost the efﬁciency of the SC transformation
stage. When the SC circuit operates in 2:1 step-down mode, it
is fully soft-charged, and energy transfer capacitors charge and
discharge based on current from the regulation stage. Fig. 13
shows the drain-source voltage (vds) of the HF regulation stage
and the intermediate voltage (vint) between SC transformation
stage and HF regulation stage, when the converter operates
from 165 V dc voltage. As can be seen, the intermediate
voltage slowly discharges during each SC state, illustrating
soft charging of the SC (ﬁrst) stage by the HF (second) stage
(merged two-stage operation). In the 1:2 mode, there is a
mixture of soft- and hard-charging of the capacitors.
The microcontroller, SC stage and HF stage control circuit,
and linear regulators are supplied by an external 5.5V power
supply and dissipate about 0.6 W. The control circuit of the
SC stage operates at 50 kHz frequency and uses about 0.3 W
power to drive 8 level shifters and 8 low-side gate drivers. The
HF control circuit operates in the 3-30 MHz frequency and
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9Fig. 12. Experimental vgs and vds waveforms showing zero-voltage switch-
ing of the HF regulation stage (x: 40ns/div, y–vgs: 2V/div, y–vds: 20V/div).
The HF stage input voltage is 60 V and the output is a 35 V, 12.15 W load.
The converter operates at 7.85 MHz under this condition.
Fig. 13. The implemented dc-dc converter is connected to 165 V dc voltage,
where the SC circuit operates in 2:1 step down conversion mode. Ch1 (blue,
y: 20V/div) shows the measured switch drain-source voltage vds of the HF
regulation stage, and Ch2 (red, y:20V/div) is the intermediate voltage (Vint)
between SC transformation stage and HF regulation stage. It should be noted
that the droop of intermediate voltage during each SC state shows the soft-
charging characteristic of the SC (ﬁrst) stage by the HF (second) stage (merged
two-stage operation).
consumes about 0.2 W power. The small gate capacitance of
the GaN transistor (∼120 pF ) requires only a small amount of
energy even for high-frequency operation, but two high-speed
(low propagation delay) comparators (LT1711) in the HF
control circuit need signiﬁcant supply current and dominate
the loss of the HF control circuit. (It is noted that the authors
have implemented and tested low-loss comparators for this
application, but this is beyond the scope of this paper.) The
loss of control circuits are not optimized in this prototype
design and thus are excluded from efﬁciency calculations.
Measurements of the dc-dc converter power stage efﬁciency
(i.e., excepting control and driver circuit losses) for various
power and input voltage levels are shown in Fig. 14. It can
be seen that the converter has a peak power stage efﬁciency
of 96% with Vin = 50 V, Vout = 35 V, at an output power of
30 W. In Fig. 14, the efﬁciency waveform can be divided to
three regions across the input voltage, 25–50 V, 50–100 V, and
100–200 V. In each region, the efﬁciency decreases at higher
input voltage because the HF regulation stage starts to operate
at near-ZVS instead of ZVS as the intermediate voltage goes
higher than 2Vout. However, the SC circuit changes conversion
mode as the input voltage crosses 50 V and 100 V, and again
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Fig. 14. Power stage efﬁciency of the merged two-stage converter prototype
dc-dc converter conﬁgured to operate from a wide-range dc input of 25-200
V. Power stage efﬁciency is shown for three output power levels (10 W, 20
W, and 30 W) across the input voltage range.
Fig. 15. Experimental input voltage and current of prototype ac-input merged
two-stage converter operated from the ac line(x: 5ms/div (top): 150V/div,
(bottom): 100mA/div). The prototype achieves a power stage efﬁciency of
88% and a 0.93 power factor using only commercially-available devices and
components. Operation is shown for 35 V output at 8.4 W load power.
Fig. 16. Experimental prototype of dc-dc converter was designed on 3.5 in
× 2.5 in PCB board. The switched-capacitor stage and HF regulation stage
are outlined. It can be seen that the PCB is not optimized, and that much
of the board area used is dominated by the control circuitry; circuit size can
be dramatically reduced both by optimization and by use of more highly
integrated control circuits.
sets the intermediate voltage to the desired operating range
such that the HF regulation stage can operate more efﬁciently.
Thus, as can be seen in Fig. 14, the efﬁciency makes discrete
transitions when the input voltage crosses 50 V and 100 V,
and owing to the mode changes the system maintains high
efﬁciency across a wide input voltage range.
The ac-dc implementation including a bridge rectiﬁer and
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TABLE V
THE SPECIFICATION OF IMPLEMENTED PROTOTYPE CONVERTER
dc-dc ac-dc
output power up to 30 W 8.4W
SC stage 50 kHz 50 kHzswitching frequency
HF stage varying in 3-30MHz varying in 3-30MHz
switching frequency (HF region) (HF region)
Efﬁciency up to 96% 88.3%
Power Factor 0.93
Expected Power density
> 60 W/in3 > 10 W/in3(after opt.)
input ﬁlter was measured from a 120 Vrms 60 Hz ac line
voltage. Fig. 15 shows the experimental input voltage and
current waveforms, and it operates at 88.3% efﬁciency and
0.93 power factor for an 8.4 W load. It should be noted that
for the ac-dc converter a relatively large electrolytic capacitor
is required to buffer the twice-line-frequency energy if there
is to be no ﬂicker in the output; this is a disadvantage of the
proposed architecture in ac-dc applications.
Fig. 16 shows a photograph of the dc-dc converter imple-
mentation with the SC transformation stage and HF regulation
stage outlined. The experimental prototype was designed on a
3.5 in × 2.5 in PCB, and as can be seen the layout of PCB
is not optimized and is dominated by the control circuitry.
The required size could be dramatically reduced by layout
optimization and by use of greater IC integration of the control
circuits. We roughly calculated the volume of the converter
after the optimization, and for the dc-dc converter 0.5 in3
and for the ac-dc converter (without input ﬁlter and bridge
rectiﬁer) 0.8 in3 volume are expected. Table V summarizes
the measurement results.
V. CONCLUSION
A merged two-stage power conversion architecture and
associated circuit topology and its application to LED driver
circuits are demonstrated. This approach is speciﬁcally de-
signed to address the challenges of low-power conversion
from high and wide-range input voltages. A soft-charged
multi-mode SC converter stage is introduced that provides
compression of an 8:1 input range to a 2:1 output range.
Depending on operating mode, this topology provides partial
or complete soft charging of the capacitors appropriate load.
We detail operation of this reconﬁgurable transformation stage
and also introduce appropriate drive and bootstrap techniques
for it. We further show that merging this stage with a resonant
transition discontinuous-mode inverted buck converter enables
conversion from a high, wide-range input voltage down to a
low output voltage at greatly increased operating frequencies,
and consequently greatly reduced magnetics size. The pairing
and merging of these two stages enables increases in switching
frequency of up to an order of magnitude over what is
commonly achievable. The proposed power converter can be
used in both dc-dc and ac-dc applications with low device
stress, high efﬁciency, high power density, and high power
factor.
The experimental prototypes of both a dc-dc and an ac-
dc converter using this architecture are implemented for LED
driver applications and presented along with experimental
results. Through appropriate control and merged operation
between the SC transformation and HF regulation stages,
soft-charging of the SC stage and ZVS switching of the HF
stage are achieved. Additionally, this proposed architecture and
topological approach are likewise expected to be applicable to
not only this LED driver circuit but also a variety of electrical
applications which have wide-range dc input voltage or ac line
input voltage.
APPENDIX
In this appendix we explore the dissipation and the inter-
mediate voltage (Vint) ﬂuctuation of the switched capacitor
circuit, and illustrate how to choose a desired operating
frequency of the switched capacitor circuit as a compromise
among several considerations.
A. Dissipation of the Switched Capacitor Circuit
The dissipation of the switched capacitor circuit comes
from two primary sources: energy transfer capacitor charge /
discharge loss and switch output capacitor charge / discharge
loss (we neglect gating loss, as this is a modest consideration
here.)
The dissipation during charging and discharging the energy
transfer capacitors can be calculated and estimated with a
Thevenin model of the SC circuit [22]. In the Thevenin model,
the output resistance represents the loss, and it changes with
the operating frequency and capacitance level in the switched
capacitor circuit. In the model of SC circuit with hard-charging
operation, the output resistance can be plotted across the
switching frequency with two asymptotes, the slow-switching-
limit (SSL) and the fast-switching-limit (FSL), respectively.
For instance, in our proposed 2:1 SC conﬁguration, the effec-
tive SC stage Thevenin output resistance can be calculated
as 1/(8Cfsw) in SSL and 3Rsw,on in FSL. Fig. 17 shows
the output resistance of the hard-charging SC circuit across
the frequency with different capacitance levels. To decrease
this output resistance, the switched capacitor circuit can be
operated with either larger capacitance or higher operating
frequency, which consumes either more area or more loss from
charging and discharging non-zero switch output capacitances
(the second source of SC circuit dissipation described below).
Compared to hard-charging operation, soft charging opera-
tion adiabatically charges and discharges the energy transfer
capacitors via the regulation stage, which allows it to operate
at the FSL dissipation levels with small capacitance and low
operating frequency. Fig. 17 also shows the output resistance
of the proposed SC circuit with 2:1 conversion mode and
soft-charging operation. With the output resistance of the
Thevenin model, the ﬁrst source of dissipated power in the
2:1 conversion mode of the SC circuit can be calculated as
follows:
PSC−diss,1 = iint2Rout = (
iin
2
)
2
3Rsw,on (12)
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Fig. 17. The output resistance in the Thevenin model of the SC circuit
represents loss from charging/discharging energy transfer capacitors, and it
changes with SC conﬁguration, capacitance level, operating frequency, and
SC operation (hard-charging or soft charging). In this example, the output
resistance of the proposed 2:1 SC conﬁguration was calculated at several
capacitance levels. The circuit was assumed to operate at 150 V input voltage
and 30 W power level.
The second source of the loss in the SC circuit comes from
the non-zero output capacitance across each switch. These
output capacitances charge or discharge during every state
change. For example, in 2:1 SC conﬁguration, two switches
M7 and M8 block Vin and the other switches (M1-M6) block
Vin/2, causing dissipation as follows:
PSC−diss,2 = Coss (2Vin2 + 6 (Vin/2)
2
) fsw (13)
= 3.5 CossVin
2 fsw (14)
(In the equivalent model of the SC circuit, this loss could be
captured by a shunt resistor across the converter input port of
value Req = 1/(3.5Cossfsw).) It should be noted that while
this loss can be minuscule in a low-voltage SC circuit, in a
high voltage SC circuit this loss becomes signiﬁcant.
Overall, the total dissipation can be calculated by adding the
two sources of loss components. Fig. 18 shows the estimated
total dissipation across the operating frequency when the
proposed 2:1 conversion mode SC circuit operates at 150 V
dc input voltage and 30 W power level. In this example, we
supposed 0.1 Ω switch on-resistance (Rsw,on) and 100 pF
switch output capacitance (Coss) referencing the EPC 2012
characteristic. As can be seen in Fig. 18, soft-charging is
always better for higher efﬁciency and higher power density
compared to hard-charging operation. It should be noted that at
this power, operating voltage, and soft-charging operation, the
loss component from switch output capacitance is a dominant
factor, and it is proportional to the SC operating frequency.
B. Vint voltage ﬂuctuation of the switched capacitor circuit
The essence of the soft-charging characteristic in SC circuit
is to allow voltage ﬂuctuation at the intermediate voltage, and
adiabatically charge / discharge of energy transfer capacitors
with a following regulation converter. The ﬂuctuating inter-
mediate voltage should reside in the operating range of the
following HF regulation stage. The voltage ﬂuctuation can
be easily calculated at a particular power level, and here are
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Fig. 18. The total dissipation of the proposed 2:1 conversion mode SC circuit
is plotted across SC stage switching frequency. The SC circuit is assumed
to be operating at 150 V dc input voltage and 30 W power level. Soft-
charging operation is always better for higher efﬁciency and higher power
density compared to hard-charging operation. In soft-charging operation at
this operating voltage and power level, the loss at our design frequency mainly
comes from charging / discharging the non-zero switch output capacitance,
and it is thus proportional to the operating frequency. The main limit to how
low the switching frequency may be set in soft-charging operation is the
allowable voltage ripple at the SC stage output.
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Fig. 19. Soft-charging operation in SC circuit causes ripple on intermediate
voltage (Vint), the voltage between the SC stage and the following HF
regulation stage. The intermediate voltage ripple changes with the energy
transfer capacitor value, operating frequency, and power level. In this ﬁgure
the Vint voltage ﬂuctuation was plotted when the SC circuit is operated at
150 V dc input voltage and 30W power level with 2:1 conversion mode.
example equations for the proposed 2:1 conﬁguration case:
ΔQC =
iint
2
t =
iint
2
1
2fsw
=
iint
4fsw
= CΔVint (15)
ΔVint =
iint
4Cfsw
=
Pout
4CfswVint
≈ Pout
2C1fswVin
(16)
The Vint voltage ﬂuctuation is plotted across frequency as
shown in Fig. 19, supposing 150 V input voltage and 30
W power level. As can be seen, the Vint voltage shows
less voltage ripple at higher capacitance and higher operating
frequency.
As illustrated above, the dissipation and intermediate volt-
age (Vint) ﬂuctuation of the switched capacitor circuit are
closely related to the switching frequency, capacitance level,
and type of SC operation (hard charging or soft charging).
It is thus essential to select a desired operating frequency
compromising these trade-offs. Considering several character-
istics at three different conversion modes simultaneously, the
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proposed SC circuit was designed with 1μF energy transfer
capacitors and operated with soft-charging characteristic at 50
kHz frequency. It should be noted that if wide output power
range operation are desired, one might choose to also modulate
the SC converter frequency with output power.
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